zephyrproject-rtos/zephyr
0
0
Fork 0
mirror of https://github.com/zephyrproject-rtos/zephyr synced 2025-09-17 23:55:16 +00:00
Code Issues Packages Projects Releases Wiki Activity
23,741 Commits 85 Branches 202 Tags 1.7 GiB
58ec6fd30f
Commit Graph

2 Commits

Author SHA1 Message Date
Nathaniel Graff
ca12b3f7d4 drivers: gpio: SiFive GPIO allows <32 pins 
Add ifdefs to the SiFive GPIO driver IRQ bindings to allow fewer than
32 pins to be configured based on the DTS configuration

Signed-off-by: Nathaniel Graff <nathaniel.graff@sifive.com>
 2018-08-18 10:46:36 -07:00
Nathaniel Graff
218d7a0aa9 riscv: Rename the FE310 SoC to Sifive Freedom 
FE310 is the name of one SoC out of a range of products in the SiFive
Freedom line. The FE310 SoC port in Zephyr is compatible with all of
these products, so rename the SoC to SiFive Freedom

Signed-off-by: Nathaniel Graff <nathaniel.graff@sifive.com>
 2018-08-16 06:23:01 -07:00