zephyrproject-rtos/zephyr
0
0
Fork 0
mirror of https://github.com/zephyrproject-rtos/zephyr synced 2025-09-10 08:31:57 +00:00
Code Issues Packages Projects Releases Wiki Activity
25,344 Commits 85 Branches 202 Tags 1.7 GiB
8d84f9229c
Commit Graph

2 Commits

Author SHA1 Message Date
Karol Gugala
1765d75ff4 riscv32: riscv-privilege: Microsemi Mi-V support 
This commit adds support for Microsemi Mi-V RISC-V softcore CPU
running on the M2GL025 IGLOO2 FPGA development board.

signed-off-by: Karol Gugala <kgugala@antmicro.com>
 2018-06-20 11:57:07 -04:00
Karol Gugala
23a5b5d171 riscv32: riscv-privilege: integrate common code 
This commit moves code from fe310 platform into RISC-V privilege common
folder. This way the code can be reused by other platforms in future.

signed-off-by: Karol Gugala <kgugala@antmicro.com>
 2018-06-20 11:57:07 -04:00