mirror of
https://github.com/zephyrproject-rtos/zephyr
synced 2025-09-17 02:21:56 +00:00
- Change default CPU Clock to 240MHz (PLL is activated) - I2C, UART will use sysclk from clock driver - esp32_enable_peripheral replaced by clock_control_on Signed-off-by: Mohamed ElShahawi <ExtremeGTX@hotmail.com>
35 lines
536 B
Plaintext
35 lines
536 B
Plaintext
# SPDX-License-Identifier: Apache-2.0
|
|
|
|
CONFIG_XTENSA_RESET_VECTOR=n
|
|
|
|
CONFIG_BOARD_ESP32=y
|
|
CONFIG_SOC_ESP32=y
|
|
|
|
CONFIG_MAIN_STACK_SIZE=2048
|
|
|
|
CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC=240000000
|
|
|
|
CONFIG_CONSOLE=y
|
|
CONFIG_SERIAL=y
|
|
CONFIG_UART_CONSOLE=y
|
|
CONFIG_UART_ESP32=y
|
|
|
|
CONFIG_XTENSA_USE_CORE_CRT1=n
|
|
|
|
CONFIG_PINMUX=y
|
|
CONFIG_PINMUX_ESP32=y
|
|
|
|
CONFIG_GPIO=y
|
|
CONFIG_GPIO_ESP32=y
|
|
|
|
CONFIG_GEN_ISR_TABLES=y
|
|
CONFIG_GEN_IRQ_VECTOR_TABLE=n
|
|
|
|
CONFIG_I2C=y
|
|
CONFIG_I2C_ESP32=y
|
|
CONFIG_I2C_0=y
|
|
CONFIG_I2C_1=y
|
|
CONFIG_I2C_2=n
|
|
CONFIG_I2C_3=n
|
|
CONFIG_CLOCK_CONTROL=y
|