mirror of
https://github.com/zephyrproject-rtos/zephyr
synced 2025-09-02 07:02:20 +00:00
3eee762e08
Switch nSIM from custom ARC UART to ns16550 model. That will allow us to use zephyr images built for nSIM on other platforms like HAPS, QEMU, etc... This patch do: * switch nSIM board to ns16550 UART usage * change nSIM simulator configuration to use ns16550 UART model * drop checks for CONFIG_UART_NSIM in ARC code * update nSIM documentation Signed-off-by: Eugeniy Paltsev <Eugeniy.Paltsev@synopsys.com>
71 lines
1.8 KiB
XML
71 lines
1.8 KiB
XML
nsim_isa_family=av2em
|
|
nsim_isa_core=3
|
|
arcver=0x3
|
|
nsim_isa_rgf_num_banks=2
|
|
nsim_isa_rgf_banked_regs=32
|
|
nsim_isa_rgf_num_regs=32
|
|
nsim_isa_rgf_num_wr_ports=2
|
|
nsim_isa_big_endian=0
|
|
nsim_isa_lpc_size=32
|
|
nsim_isa_pc_size=32
|
|
nsim_isa_addr_size=32
|
|
nsim_isa_code_density_option=2
|
|
nsim_isa_div_rem_option=1
|
|
nsim_isa_turbo_boost=1
|
|
nsim_isa_swap_option=1
|
|
nsim_isa_bitscan_option=1
|
|
nsim_isa_mpy_option=8
|
|
nsim_isa_shift_option=3
|
|
mpu_regions=16
|
|
mpu_version=2
|
|
nsim_isa_dsp_option=2
|
|
nsim_isa_dsp_complex_option=1
|
|
nsim_isa_dsp_divsqrt_option=1
|
|
nsim_isa_dsp_itu_option=1
|
|
nsim_isa_dsp_itu_option=1
|
|
nsim_isa_dsp_accshift_option=2
|
|
nsim_isa_agu_size=large
|
|
nsim_isa_agu_wb_depth=4
|
|
nsim_isa_agu_accord=1
|
|
nsim_isa_xy=1
|
|
nsim_isa_xy_config=dccm_y
|
|
nsim_isa_xy_size=8K
|
|
nsim_isa_xy_interleave=1
|
|
nsim_isa_xy_y_base=0xe0000000
|
|
nsim_isa_fpus_div_option=1
|
|
nsim_isa_fpu_mac_option=1
|
|
nsim_isa_fpuda_option=1
|
|
nsim_isa_fpu_fast_mpy_option=0
|
|
nsim_isa_fpu_fast_div_option=0
|
|
nsim_isa_bitstream_option=1
|
|
nsim_isa_enable_timer_0=1
|
|
nsim_isa_timer_0_int_level=1
|
|
nsim_isa_enable_timer_1=1
|
|
nsim_isa_timer_1_int_level=0
|
|
nsim_isa_num_actionpoints=2
|
|
nsim_isa_stack_checking=1
|
|
nsim_isa_has_dmp_peripheral=1
|
|
nsim_isa_smart_stack_entries=8
|
|
nsim_isa_number_of_interrupts=20
|
|
nsim_isa_number_of_levels=4
|
|
nsim_isa_number_of_external_interrupts=16
|
|
nsim_isa_fast_irq=1
|
|
nsim_isa_intvbase_preset=0x0
|
|
dcache=16384,32,2,a
|
|
nsim_isa_dc_feature_level=2
|
|
icache=16384,32,2,a
|
|
nsim_isa_ic_feature_level=2
|
|
dccm_size=0x80000
|
|
dccm_base=0x80000000
|
|
nsim_isa_dccm_interleave=1
|
|
iccm0_size=0x80000
|
|
iccm0_base=0x00000000
|
|
nsim_isa_pct_counters=8
|
|
nsim_isa_dmac_option=1
|
|
nsim_isa_dmac_channels=2
|
|
nsim_isa_dmac_registers=0
|
|
nsim_isa_dmac_fifo_depth=2
|
|
nsim_isa_dmac_int_config=single_internal
|
|
nsim_mem-dev=uart0,kind=dwuart,base=0xf0000000,irq=24
|
|
nsim_isa_unaligned_option=1
|