mirror of
https://github.com/zephyrproject-rtos/zephyr
synced 2025-09-11 11:02:41 +00:00
c6ebfad7a7
STM32WB HCI driver requires definition of 2 RAM regions to support use of 3 shared memory sections: MAPPING_TABLE, MB_MEM1 and MB_MEM2. In linker.ld, under conditions of HCI driver to be enabled, define SRAM1 and SRAM2 based on input defined in stm32wb linker. Then define the 3 sections MAPPING_TABLE, MB_MEM1 and MB_MEM Signed-off-by: Erwan Gouriou <erwan.gouriou@linaro.org>
10 lines
152 B
CMake
10 lines
152 B
CMake
zephyr_include_directories(${ZEPHYR_BASE}/drivers)
|
|
zephyr_sources(
|
|
soc.c
|
|
)
|
|
|
|
zephyr_linker_sources_ifdef(CONFIG_BT_STM32_IPM
|
|
SECTIONS
|
|
ipm.ld
|
|
)
|