mirror of
https://github.com/zephyrproject-rtos/zephyr
synced 2025-09-04 05:31:56 +00:00
acac1584bc
Added device tree nodes and associated headers for defined uarts on the stm32g0 and stm32g07x 8x parts. Tested with uart on stm32g071rb disco board with usart3 going to stlink. Using shell. Signed-off-by: Kieran Levin <ktl@frame.work>
70 lines
1.3 KiB
C
70 lines
1.3 KiB
C
/*
|
|
* Copyright (c) 2019 Philippe Retornaz <philippe@shapescale.com>
|
|
* Copyright (c) 2019 STMicroelectronics
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
/**
|
|
* @file SoC configuration macros for the STM32G0 family processors.
|
|
*
|
|
* Based on reference manual:
|
|
* STM32G0X advanced ARM ® -based 32-bit MCUs
|
|
*
|
|
* Chapter 2.2: Memory organization
|
|
*/
|
|
|
|
|
|
#ifndef _STM32G0_SOC_H_
|
|
#define _STM32G0_SOC_H_
|
|
|
|
#include <sys/util.h>
|
|
|
|
#ifndef _ASMLANGUAGE
|
|
|
|
#include <stm32g0xx.h>
|
|
|
|
#include <stm32g0xx_ll_system.h>
|
|
|
|
#ifdef CONFIG_CLOCK_CONTROL_STM32_CUBE
|
|
#include <stm32g0xx_ll_utils.h>
|
|
#include <stm32g0xx_ll_bus.h>
|
|
#include <stm32g0xx_ll_rcc.h>
|
|
#endif /* CONFIG_CLOCK_CONTROL_STM32_CUBE */
|
|
|
|
#ifdef CONFIG_EXTI_STM32
|
|
#include <stm32g0xx_ll_exti.h>
|
|
#endif
|
|
|
|
#ifdef CONFIG_GPIO_STM32
|
|
#include <stm32g0xx_ll_gpio.h>
|
|
#endif
|
|
|
|
#ifdef CONFIG_I2C
|
|
#include <stm32g0xx_ll_i2c.h>
|
|
#endif
|
|
|
|
#ifdef CONFIG_IWDG_STM32
|
|
#include <stm32g0xx_ll_iwdg.h>
|
|
#endif
|
|
|
|
#ifdef CONFIG_WWDG_STM32
|
|
#include <stm32g0xx_ll_wwdg.h>
|
|
#endif
|
|
|
|
#ifdef CONFIG_SERIAL_HAS_DRIVER
|
|
#include <stm32g0xx_ll_usart.h>
|
|
#include <stm32g0xx_ll_lpuart.h>
|
|
#endif
|
|
|
|
#ifdef CONFIG_HWINFO_STM32
|
|
#include <stm32g0xx_ll_utils.h>
|
|
#endif
|
|
|
|
/* Add include for DTS generated information */
|
|
#include <devicetree.h>
|
|
|
|
#endif /* !_ASMLANGUAGE */
|
|
|
|
#endif /* _STM32G0_SOC_H_ */
|