mirror of
https://github.com/zephyrproject-rtos/zephyr
synced 2025-09-01 11:56:00 +00:00
ac74d8b652
Replace the existing Apache 2.0 boilerplate header with an SPDX tag throughout the zephyr code tree. This patch was generated via a script run over the master branch. Also updated doc/porting/application.rst that had a dependency on line numbers in a literal include. Manually updated subsys/logging/sys_log.c that had a malformed header in the original file. Also cleanup several cases that already had a SPDX tag and we either got a duplicate or missed updating. Jira: ZEP-1457 Change-Id: I6131a1d4ee0e58f5b938300c2d2fc77d2e69572c Signed-off-by: David B. Kinder <david.b.kinder@intel.com> Signed-off-by: Kumar Gala <kumar.gala@linaro.org>
23 lines
528 B
C
23 lines
528 B
C
/*
|
|
* Copyright (c) 2016 Intel Corporation
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#include <system.h>
|
|
|
|
/* To simulate XIP on QEMU, we split RAM into two chunks, with the
|
|
* higher-addressed chunk considered "ROM"
|
|
*/
|
|
|
|
#define HALF_RAM (ONCHIP_MEMORY2_0_SPAN / 2)
|
|
|
|
#define _RESET_VECTOR (ONCHIP_MEMORY2_0_BASE + HALF_RAM)
|
|
#define _EXC_VECTOR ALT_CPU_EXCEPTION_ADDR
|
|
|
|
#define _ROM_ADDR (ONCHIP_MEMORY2_0_BASE + HALF_RAM)
|
|
#define _ROM_SIZE HALF_RAM
|
|
|
|
#define _RAM_ADDR ONCHIP_MEMORY2_0_BASE
|
|
#define _RAM_SIZE HALF_RAM
|