mirror of
https://github.com/zephyrproject-rtos/zephyr
synced 2025-09-14 15:21:56 +00:00
726d4dc437
After activation of cube based driver support on L4 and F3 series, this commits performs the clean up of F3 and L4 relative code to native clock control drivers. Indirectly, it makes pwm driver supported de facto on F3 series Change-Id: Idac17103a9b5ef6eab540719343cc8f5865f15fa Signed-off-by: Erwan Gouriou <erwan.gouriou@linaro.org>
42 lines
874 B
C
42 lines
874 B
C
/*
|
|
* Copyright (c) 2016 Open-RnD Sp. z o.o.
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
/**
|
|
* @brief Driver for UART port on STM32 family processor.
|
|
*
|
|
*/
|
|
|
|
#ifndef _STM32_UART_H_
|
|
#define _STM32_UART_H_
|
|
|
|
/* device config */
|
|
struct uart_stm32_config {
|
|
struct uart_device_config uconf;
|
|
/* clock subsystem driving this peripheral */
|
|
#if defined(CONFIG_CLOCK_CONTROL_STM32_CUBE)
|
|
struct stm32_pclken pclken;
|
|
#else
|
|
#if defined(CONFIG_SOC_SERIES_STM32F1X)
|
|
clock_control_subsys_t clock_subsys;
|
|
#elif defined(CONFIG_SOC_SERIES_STM32F4X)
|
|
struct stm32f4x_pclken pclken;
|
|
#endif
|
|
#endif /* CONFIG_CLOCK_CONTROL_STM32_CUBE */
|
|
};
|
|
|
|
/* driver data */
|
|
struct uart_stm32_data {
|
|
/* Uart peripheral handler */
|
|
UART_HandleTypeDef huart;
|
|
/* clock device */
|
|
struct device *clock;
|
|
#ifdef CONFIG_UART_INTERRUPT_DRIVEN
|
|
uart_irq_callback_t user_cb;
|
|
#endif
|
|
};
|
|
|
|
#endif /* _STM32_UART_H_ */
|