zephyr/include/arch/x86
Andrew Boie d2a72273b7 x86: add support for common page tables
We provide an option for low-memory systems to use a single set
of page tables for all threads. This is only supported if
KPTI and SMP are disabled. This configuration saves a considerable
amount of RAM, especially if multiple memory domains are used,
at a cost of context switching overhead.

Some caching techniques are used to reduce the amount of context
switch updates; the page tables aren't updated if switching to
a supervisor thread, and the page table configuration of the last
user thread switched in is cached.

Signed-off-by: Andrew Boie <andrew.p.boie@intel.com>
2020-11-05 09:33:40 -05:00
..
ia32 x86: add support for common page tables 2020-11-05 09:33:40 -05:00
intel64 x86: add support for common page tables 2020-11-05 09:33:40 -05:00
acpi.h arch/x86: Optimize ACPI RSDP lookup 2020-10-01 11:16:40 -07:00
arch_inlines.h
arch.h x86: use =A as output for RDTSC on x86-32 2020-09-05 13:28:38 -05:00
memmap.h zephyr: replace zephyr integer types with C99 types 2020-06-08 08:23:57 -05:00
memory.ld x86_64: add dedicated MEMORY area for locore 2020-09-30 14:14:07 -07:00
mmustructs.h x86: move page table reservation macros 2020-11-05 09:33:40 -05:00
msr.h zephyr: replace zephyr integer types with C99 types 2020-06-08 08:23:57 -05:00
multiboot.h zephyr: replace zephyr integer types with C99 types 2020-06-08 08:23:57 -05:00
pagetables.ld x86: paging code rewrite 2020-08-25 15:49:59 -04:00
thread_stack.h x86: don't reserve room for page tables in stack 2020-11-05 09:33:40 -05:00