mirror of
https://github.com/zephyrproject-rtos/zephyr
synced 2025-08-19 02:35:21 +00:00
emsdp is a FPGA based platform, can be loaded with different configurations. Different configuration have different interrupts: * em5d, em7d and em11d have 111 interrupts * em4 and em6 have 113 interrupts * em7d_esp has 112 interrupts Signed-off-by: Wayne Ren <wei.ren@synopsys.com>
44 lines
569 B
Plaintext
44 lines
569 B
Plaintext
# Copyright (c) 2019 Synopsys, Inc. All rights reserved.
|
|
# SPDX-License-Identifier: Apache-2.0
|
|
|
|
if SOC_EMSDP_EM5D
|
|
|
|
config SYS_CLOCK_HW_CYCLES_PER_SEC
|
|
default 40000000
|
|
|
|
config CPU_EM4_FPUDA
|
|
default y
|
|
|
|
config ARC_MPU_VER
|
|
default 2
|
|
|
|
config RGF_NUM_BANKS
|
|
default 2
|
|
|
|
config HARVARD
|
|
default y
|
|
|
|
config ARC_FIRQ
|
|
default y
|
|
|
|
config CACHE_FLUSHING
|
|
default n
|
|
|
|
config FP_FPU_DA
|
|
default y
|
|
|
|
config MAIN_STACK_SIZE
|
|
default 2048
|
|
|
|
config IDLE_STACK_SIZE
|
|
default 2048
|
|
|
|
config ZTEST_STACKSIZE
|
|
default 2048
|
|
depends on ZTEST
|
|
|
|
config NUM_IRQS
|
|
default 111
|
|
|
|
endif # SOC_EMSDP_EM5D
|