mirror of
https://github.com/zephyrproject-rtos/zephyr
synced 2025-08-03 05:43:45 +00:00
4dcfb5531c
The goal of this patch is to replace the 'void *' parameter by 'struct
device *' if they use such variable or just 'const void *' on all
relevant ISRs
This will avoid not-so-nice const qualifier tweaks when device instances
will be constant.
Note that only the ISR passed to IRQ_CONNECT are of interest here.
In order to do so, the script fix_isr.py below is necessary:
from pathlib import Path
import subprocess
import pickle
import mmap
import sys
import re
import os
cocci_template = """
@r_fix_isr_0
@
type ret_type;
identifier P;
identifier D;
@@
-ret_type <!fn!>(void *P)
+ret_type <!fn!>(const struct device *P)
{
...
(
const struct device *D = (const struct device *)P;
|
const struct device *D = P;
)
...
}
@r_fix_isr_1
@
type ret_type;
identifier P;
identifier D;
@@
-ret_type <!fn!>(void *P)
+ret_type <!fn!>(const struct device *P)
{
...
const struct device *D;
...
(
D = (const struct device *)P;
|
D = P;
)
...
}
@r_fix_isr_2
@
type ret_type;
identifier A;
@@
-ret_type <!fn!>(void *A)
+ret_type <!fn!>(const void *A)
{
...
}
@r_fix_isr_3
@
const struct device *D;
@@
-<!fn!>((void *)D);
+<!fn!>(D);
@r_fix_isr_4
@
type ret_type;
identifier D;
identifier P;
@@
-ret_type <!fn!>(const struct device *P)
+ret_type <!fn!>(const struct device *D)
{
...
(
-const struct device *D = (const struct device *)P;
|
-const struct device *D = P;
)
...
}
@r_fix_isr_5
@
type ret_type;
identifier D;
identifier P;
@@
-ret_type <!fn!>(const struct device *P)
+ret_type <!fn!>(const struct device *D)
{
...
-const struct device *D;
...
(
-D = (const struct device *)P;
|
-D = P;
)
...
}
"""
def find_isr(fn):
db = []
data = None
start = 0
try:
with open(fn, 'r+') as f:
data = str(mmap.mmap(f.fileno(), 0).read())
except Exception as e:
return db
while True:
isr = ""
irq = data.find('IRQ_CONNECT', start)
while irq > -1:
p = 1
arg = 1
p_o = data.find('(', irq)
if p_o < 0:
irq = -1
break;
pos = p_o + 1
while p > 0:
if data[pos] == ')':
p -= 1
elif data[pos] == '(':
p += 1
elif data[pos] == ',' and p == 1:
arg += 1
if arg == 3:
isr += data[pos]
pos += 1
isr = isr.strip(',\\n\\t ')
if isr not in db and len(isr) > 0:
db.append(isr)
start = pos
break
if irq < 0:
break
return db
def patch_isr(fn, isr_list):
if len(isr_list) <= 0:
return
for isr in isr_list:
tmplt = cocci_template.replace('<!fn!>', isr)
with open('/tmp/isr_fix.cocci', 'w') as f:
f.write(tmplt)
cmd = ['spatch', '--sp-file', '/tmp/isr_fix.cocci', '--in-place', fn]
subprocess.run(cmd)
def process_files(path):
if path.is_file() and path.suffix in ['.h', '.c']:
p = str(path.parent) + '/' + path.name
isr_list = find_isr(p)
patch_isr(p, isr_list)
elif path.is_dir():
for p in path.iterdir():
process_files(p)
if len(sys.argv) < 2:
print("You need to provide a dir/file path")
sys.exit(1)
process_files(Path(sys.argv[1]))
And is run: ./fix_isr.py <zephyr root directory>
Finally, some files needed manual fixes such.
Fixes #27399
Signed-off-by: Tomasz Bursztyka <tomasz.bursztyka@linux.intel.com>
158 lines
3.9 KiB
C
158 lines
3.9 KiB
C
/*
|
|
* Copyright (c) 2017 Intel Corporation
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#define DT_DRV_COMPAT snps_designware_intc
|
|
|
|
/* This implementation supports only the regular irqs
|
|
* No support for priority filtering
|
|
* No support for vectored interrupts
|
|
* Firqs are also not supported
|
|
* This implementation works only when sw_isr_table is enabled in zephyr
|
|
*/
|
|
|
|
#include <device.h>
|
|
#include <irq_nextlevel.h>
|
|
#include "intc_dw.h"
|
|
#include <soc.h>
|
|
|
|
static ALWAYS_INLINE void dw_ictl_dispatch_child_isrs(uint32_t intr_status,
|
|
uint32_t isr_base_offset)
|
|
{
|
|
uint32_t intr_bitpos, intr_offset;
|
|
|
|
/* Dispatch lower level ISRs depending upon the bit set */
|
|
while (intr_status) {
|
|
intr_bitpos = find_lsb_set(intr_status) - 1;
|
|
intr_status &= ~(1 << intr_bitpos);
|
|
intr_offset = isr_base_offset + intr_bitpos;
|
|
_sw_isr_table[intr_offset].isr(
|
|
_sw_isr_table[intr_offset].arg);
|
|
}
|
|
}
|
|
|
|
static int dw_ictl_initialize(const struct device *dev)
|
|
{
|
|
const struct dw_ictl_config *config = dev->config;
|
|
volatile struct dw_ictl_registers * const regs =
|
|
(struct dw_ictl_registers *)config->base_addr;
|
|
|
|
/* disable all interrupts */
|
|
regs->irq_inten_l = 0U;
|
|
regs->irq_inten_h = 0U;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static void dw_ictl_isr(const struct device *dev)
|
|
{
|
|
const struct dw_ictl_config *config = dev->config;
|
|
volatile struct dw_ictl_registers * const regs =
|
|
(struct dw_ictl_registers *)config->base_addr;
|
|
|
|
dw_ictl_dispatch_child_isrs(regs->irq_maskstatus_l,
|
|
config->isr_table_offset);
|
|
|
|
if (config->numirqs > 32) {
|
|
dw_ictl_dispatch_child_isrs(regs->irq_maskstatus_h,
|
|
config->isr_table_offset + 32);
|
|
}
|
|
}
|
|
|
|
static inline void dw_ictl_intr_enable(const struct device *dev,
|
|
unsigned int irq)
|
|
{
|
|
const struct dw_ictl_config *config = dev->config;
|
|
volatile struct dw_ictl_registers * const regs =
|
|
(struct dw_ictl_registers *)config->base_addr;
|
|
|
|
if (irq < 32) {
|
|
regs->irq_inten_l |= (1 << irq);
|
|
} else {
|
|
regs->irq_inten_h |= (1 << (irq - 32));
|
|
}
|
|
}
|
|
|
|
static inline void dw_ictl_intr_disable(const struct device *dev,
|
|
unsigned int irq)
|
|
{
|
|
const struct dw_ictl_config *config = dev->config;
|
|
volatile struct dw_ictl_registers * const regs =
|
|
(struct dw_ictl_registers *)config->base_addr;
|
|
|
|
if (irq < 32) {
|
|
regs->irq_inten_l &= ~(1 << irq);
|
|
} else {
|
|
regs->irq_inten_h &= ~(1 << (irq - 32));
|
|
}
|
|
}
|
|
|
|
static inline unsigned int dw_ictl_intr_get_state(const struct device *dev)
|
|
{
|
|
const struct dw_ictl_config *config = dev->config;
|
|
volatile struct dw_ictl_registers * const regs =
|
|
(struct dw_ictl_registers *)config->base_addr;
|
|
|
|
if (regs->irq_inten_l) {
|
|
return 1;
|
|
}
|
|
|
|
if (config->numirqs > 32) {
|
|
if (regs->irq_inten_h) {
|
|
return 1;
|
|
}
|
|
}
|
|
return 0;
|
|
}
|
|
|
|
static int dw_ictl_intr_get_line_state(const struct device *dev,
|
|
unsigned int irq)
|
|
{
|
|
const struct dw_ictl_config *config = dev->config;
|
|
volatile struct dw_ictl_registers * const regs =
|
|
(struct dw_ictl_registers *)config->base_addr;
|
|
|
|
if (config->numirqs > 32) {
|
|
if ((regs->irq_inten_h & BIT(irq - 32)) != 0) {
|
|
return 1;
|
|
}
|
|
} else {
|
|
if ((regs->irq_inten_l & BIT(irq)) != 0) {
|
|
return 1;
|
|
}
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static void dw_ictl_config_irq(const struct device *dev);
|
|
|
|
static const struct dw_ictl_config dw_config = {
|
|
.base_addr = DT_INST_REG_ADDR(0),
|
|
.numirqs = DT_INST_PROP(0, num_irqs),
|
|
.isr_table_offset = CONFIG_DW_ISR_TBL_OFFSET,
|
|
.config_func = dw_ictl_config_irq,
|
|
};
|
|
|
|
static const struct irq_next_level_api dw_ictl_apis = {
|
|
.intr_enable = dw_ictl_intr_enable,
|
|
.intr_disable = dw_ictl_intr_disable,
|
|
.intr_get_state = dw_ictl_intr_get_state,
|
|
.intr_get_line_state = dw_ictl_intr_get_line_state,
|
|
};
|
|
|
|
DEVICE_AND_API_INIT(dw_ictl, DT_INST_LABEL(0),
|
|
dw_ictl_initialize, NULL, &dw_config,
|
|
PRE_KERNEL_1, CONFIG_DW_ICTL_INIT_PRIORITY, &dw_ictl_apis);
|
|
|
|
static void dw_ictl_config_irq(const struct device *port)
|
|
{
|
|
IRQ_CONNECT(DT_INST_IRQN(0),
|
|
DT_INST_IRQ(0, priority),
|
|
dw_ictl_isr,
|
|
DEVICE_GET(dw_ictl),
|
|
DT_INST_IRQ(0, sense));
|
|
}
|