mirror of
https://github.com/zephyrproject-rtos/zephyr
synced 2025-08-06 14:26:59 +00:00
a1b77fd589
git grep -l 'u\(8\|16\|32\|64\)_t' | \ xargs sed -i "s/u\(8\|16\|32\|64\)_t/uint\1_t/g" git grep -l 's\(8\|16\|32\|64\)_t' | \ xargs sed -i "s/s\(8\|16\|32\|64\)_t/int\1_t/g" Signed-off-by: Kumar Gala <kumar.gala@linaro.org>
41 lines
826 B
C
41 lines
826 B
C
/*
|
|
* Copyright (c) 2016 Linaro Limited.
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#ifndef ZEPHYR_INCLUDE_DRIVERS_CLOCK_CONTROL_ARM_CLOCK_CONTROL_H_
|
|
#define ZEPHYR_INCLUDE_DRIVERS_CLOCK_CONTROL_ARM_CLOCK_CONTROL_H_
|
|
|
|
#include <drivers/clock_control.h>
|
|
|
|
/**
|
|
* @file
|
|
*
|
|
* @brief Clock subsystem IDs for ARM family SoCs
|
|
*/
|
|
|
|
/* CMSDK BUS Mapping */
|
|
enum arm_bus_type_t {
|
|
CMSDK_AHB = 0,
|
|
CMSDK_APB,
|
|
};
|
|
|
|
/* CPU States */
|
|
enum arm_soc_state_t {
|
|
SOC_ACTIVE = 0,
|
|
SOC_SLEEP,
|
|
SOC_DEEPSLEEP,
|
|
};
|
|
|
|
struct arm_clock_control_t {
|
|
/* ARM family SoCs supported Bus types */
|
|
enum arm_bus_type_t bus;
|
|
/* Clock can be configured for 3 states: Active, Sleep, Deep Sleep */
|
|
enum arm_soc_state_t state;
|
|
/* Identifies the device on the bus */
|
|
uint32_t device;
|
|
};
|
|
|
|
#endif /* ZEPHYR_INCLUDE_DRIVERS_CLOCK_CONTROL_ARM_CLOCK_CONTROL_H_ */
|