mirror of
https://github.com/zephyrproject-rtos/zephyr
synced 2025-08-13 19:45:24 +00:00
This change adds full shared floating point support for the RISCV architecture with minimal impact on threads with floating point support not enabled. Signed-off-by: Corey Wharton <coreyw7@fb.com> |
||
---|---|---|
.. | ||
arc | ||
arm | ||
common | ||
nios2 | ||
posix | ||
riscv | ||
x86 | ||
xtensa | ||
arch_inlines.h | ||
cpu.h | ||
syscall.h |