mirror of
https://github.com/zephyrproject-rtos/zephyr
synced 2025-09-10 16:12:49 +00:00
67f68e68f1
- Remove the need for kmalloc - On hardware that supports it use 1 IRQ handler per stream to determine the stream ID, so the ISR does not have to loop over all ID's to see which one is active. On hardware (like STM32L0 and STM32F0) where up to 7 streams share 3 IRQ's use the loop to check which stream is active. Signed-off-by: Erwin Rol <erwin@erwinrol.com>
43 lines
1.0 KiB
Plaintext
43 lines
1.0 KiB
Plaintext
# DMA configuration options
|
|
|
|
# Copyright (c) 2016 Intel Corporation
|
|
# Copyright (c) 2019 Song Qiang <songqiang1304521@gmail.com>
|
|
# SPDX-License-Identifier: Apache-2.0
|
|
|
|
config DMA_STM32
|
|
bool "Enable STM32 DMA driver"
|
|
select USE_STM32_LL_DMA
|
|
depends on SOC_FAMILY_STM32
|
|
help
|
|
DMA driver for STM32 series SoCs.
|
|
|
|
if DMA_STM32
|
|
|
|
config DMA_STM32_V1
|
|
bool
|
|
depends on SOC_SERIES_STM32F2X || SOC_SERIES_STM32F4X || SOC_SERIES_STM32F7X
|
|
help
|
|
Enable DMA support on F2/F4/F7 series SoCs.
|
|
|
|
config DMA_STM32_V2
|
|
bool
|
|
depends on SOC_SERIES_STM32F0X || SOC_SERIES_STM32F1X || SOC_SERIES_STM32F3X || SOC_SERIES_STM32L0X || SOC_SERIES_STM32L4X || SOC_SERIES_STM32WBX
|
|
help
|
|
Enable DMA support on F0/F1/F3/L0/L4/WB series SoCs.
|
|
|
|
config DMAMUX_STM32
|
|
bool
|
|
depends on DMA_STM32_V2
|
|
depends on SOC_STM32L4R5XX || SOC_SERIES_STM32WBX
|
|
help
|
|
Enable DMAMUX support on L4R/WB series SoCs.
|
|
|
|
config DMA_STM32_SHARED_IRQS
|
|
bool
|
|
default y
|
|
depends on SOC_SERIES_STM32F0X || SOC_SERIES_STM32L0X
|
|
help
|
|
Enable shared IRQ support on devices where channels share 1 IRQ.
|
|
|
|
endif # DMA_STM32
|