mirror of
https://github.com/zephyrproject-rtos/zephyr
synced 2025-08-08 00:05:24 +00:00
aec9a8c4be
Before introducing the code for ARM64 (AArch64) we need to relocate the current ARM code to a new AArch32 sub-directory. For now we can assume that no code is shared between ARM and ARM64. There are no functional changes. The code is moved to the new location and the file paths are fixed to reflect this change. Signed-off-by: Carlo Caione <ccaione@baylibre.com>
48 lines
1.0 KiB
C
48 lines
1.0 KiB
C
/*
|
|
* Copyright (c) 2013-2014 Wind River Systems, Inc.
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#include <kernel.h>
|
|
#include <arch/cpu.h>
|
|
#include <sys/util.h>
|
|
#include <arch/arm/aarch32/cortex_m/cmsis.h>
|
|
|
|
/**
|
|
*
|
|
* @brief Reset the system
|
|
*
|
|
* This routine resets the processor.
|
|
*
|
|
* @return N/A
|
|
*/
|
|
|
|
void sys_arch_reboot(int type)
|
|
{
|
|
ARG_UNUSED(type);
|
|
|
|
/*
|
|
* QEMU is missing the support for rebooting through the SYSRESETREQ
|
|
* mechanism. Just jump back to __reset() of the image in flash,
|
|
* which address can _always_ be found in the vector table reset slot
|
|
* located at address 0x4.
|
|
*/
|
|
extern void z_do_software_reboot(void);
|
|
extern void z_force_exit_one_nested_irq(void);
|
|
/*
|
|
* force enable interrupts locked via PRIMASK if somehow disabled: the
|
|
* boot code does not enable them
|
|
*/
|
|
__asm__ volatile("cpsie i" :::);
|
|
|
|
if ((SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk) == 0) {
|
|
z_do_software_reboot();
|
|
} else {
|
|
__asm__ volatile(
|
|
"ldr r0, =z_force_exit_one_nested_irq\n\t"
|
|
"bx r0\n\t"
|
|
:::);
|
|
}
|
|
}
|