mirror of
https://github.com/zephyrproject-rtos/zephyr
synced 2025-09-04 09:21:56 +00:00
87e1743ae0
Make drivers multi-instance wherever possible using DT_INST_FOREACH. This allows removing DT_HAS_DRV_INST in favor of making drivers just do the right thing regardless of how many instances there are. There are a few exceptions: - SoC drivers which use CMake input files (like i2c_dw.c) or otherwise would require more time to convert than I have at the moment. For the sake of expediency, just inline the DT_HAS_DRV_INST expansion for now in these cases. - SoC drivers which are explicitly single-instance (like the nRF SAADC driver). Again for the sake of expediency, drop a BUILD_ASSERT in those cases to make sure the assumption that all supported SoCs have at most one available instance is valid, failing fast otherwise. Signed-off-by: Martí Bolívar <marti.bolivar@nordicsemi.no>
83 lines
2.0 KiB
C
83 lines
2.0 KiB
C
/*
|
|
* Copyright (c) 2019 Vestas Wind Systems A/S
|
|
*
|
|
* Based on clock_control_rv32m1_pcc.c, which is:
|
|
* Copyright (c) 2018 Foundries.io
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#define DT_DRV_COMPAT nxp_kinetis_pcc
|
|
|
|
#include <errno.h>
|
|
#include <soc.h>
|
|
#include <drivers/clock_control.h>
|
|
#include <fsl_clock.h>
|
|
|
|
#define LOG_LEVEL CONFIG_CLOCK_CONTROL_LOG_LEVEL
|
|
#include <logging/log.h>
|
|
LOG_MODULE_REGISTER(clock_control_mcux_pcc);
|
|
|
|
struct mcux_pcc_config {
|
|
u32_t base_address;
|
|
};
|
|
|
|
#define DEV_CFG(dev) ((struct mcux_pcc_config *)(dev->config->config_info))
|
|
#define DEV_BASE(dev) (DEV_CFG(dev)->base_address)
|
|
#ifndef MAKE_PCC_REGADDR
|
|
#define MAKE_PCC_REGADDR(base, offset) ((base) + (offset))
|
|
#endif
|
|
|
|
static inline clock_ip_name_t clock_ip(struct device *dev,
|
|
clock_control_subsys_t sub_system)
|
|
{
|
|
u32_t offset = POINTER_TO_UINT(sub_system);
|
|
|
|
return MAKE_PCC_REGADDR(DEV_BASE(dev), offset);
|
|
}
|
|
|
|
static int mcux_pcc_on(struct device *dev, clock_control_subsys_t sub_system)
|
|
{
|
|
CLOCK_EnableClock(clock_ip(dev, sub_system));
|
|
return 0;
|
|
}
|
|
|
|
static int mcux_pcc_off(struct device *dev, clock_control_subsys_t sub_system)
|
|
{
|
|
CLOCK_DisableClock(clock_ip(dev, sub_system));
|
|
return 0;
|
|
}
|
|
|
|
static int mcux_pcc_get_rate(struct device *dev,
|
|
clock_control_subsys_t sub_system,
|
|
u32_t *rate)
|
|
{
|
|
*rate = CLOCK_GetIpFreq(clock_ip(dev, sub_system));
|
|
return 0;
|
|
}
|
|
|
|
static int mcux_pcc_init(struct device *dev)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
static const struct clock_control_driver_api mcux_pcc_api = {
|
|
.on = mcux_pcc_on,
|
|
.off = mcux_pcc_off,
|
|
.get_rate = mcux_pcc_get_rate,
|
|
};
|
|
|
|
#define MCUX_PCC_INIT(inst) \
|
|
static const struct mcux_pcc_config mcux_pcc##inst##_config = { \
|
|
.base_address = DT_INST_REG_ADDR(inst) \
|
|
}; \
|
|
\
|
|
DEVICE_AND_API_INIT(mcux_pcc##inst, DT_INST_LABEL(inst), \
|
|
&mcux_pcc_init, \
|
|
NULL, &mcux_pcc##inst##_config, \
|
|
PRE_KERNEL_1, \
|
|
CONFIG_KERNEL_INIT_PRIORITY_OBJECTS, \
|
|
&mcux_pcc_api)
|
|
|
|
DT_INST_FOREACH(MCUX_PCC_INIT)
|