mirror of
https://github.com/zephyrproject-rtos/zephyr
synced 2025-09-02 23:32:29 +00:00
70d819b405
Move the SoC outside of the architecture tree and put them at the same level as boards and architectures allowing both SoCs and boards to be maintained outside the tree. Signed-off-by: Anas Nashif <anas.nashif@intel.com>
50 lines
881 B
C
50 lines
881 B
C
/*
|
|
* Copyright (c) 2016 Open-RnD Sp. z o.o.
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
/**
|
|
* @file
|
|
* @brief System/hardware module for STM32F1 processor
|
|
*/
|
|
|
|
#include <device.h>
|
|
#include <init.h>
|
|
#include <arch/cpu.h>
|
|
#include <cortex_m/exc.h>
|
|
|
|
/**
|
|
* @brief Perform basic hardware initialization at boot.
|
|
*
|
|
* This needs to be run from the very beginning.
|
|
* So the init priority has to be 0 (zero).
|
|
*
|
|
* @return 0
|
|
*/
|
|
static int stm32f1_init(struct device *arg)
|
|
{
|
|
u32_t key;
|
|
|
|
ARG_UNUSED(arg);
|
|
|
|
key = irq_lock();
|
|
|
|
_ClearFaults();
|
|
|
|
/* Install default handler that simply resets the CPU
|
|
* if configured in the kernel, NOP otherwise
|
|
*/
|
|
NMI_INIT();
|
|
|
|
irq_unlock(key);
|
|
|
|
/* Update CMSIS SystemCoreClock variable (HCLK) */
|
|
/* At reset, system core clock is set to 8 MHz from HSI */
|
|
SystemCoreClock = 8000000;
|
|
|
|
return 0;
|
|
}
|
|
|
|
SYS_INIT(stm32f1_init, PRE_KERNEL_1, 0);
|