mirror of
https://github.com/zephyrproject-rtos/zephyr
synced 2025-09-17 12:52:53 +00:00
The nmi_on_reset.S functions are used by all ARM platforms. It makes no sense to repeat the same code for all platforms. Moving the code from each SOC implementation to arch/arm/core. The same treatment for the NMI_INIT() macro. Moving it from a per SOC implementation to the include/arch/arm/cortex_m/nmi.h. Change-Id: I574d8880a44046cc7b9e1b635e80d6e83657b8c1 Signed-off-by: Dan Kalowsky <daniel.kalowsky@intel.com>
64 lines
1.8 KiB
C
64 lines
1.8 KiB
C
/*
|
|
* Copyright (c) 2013-2014 Wind River Systems, Inc.
|
|
*
|
|
* Licensed under the Apache License, Version 2.0 (the "License");
|
|
* you may not use this file except in compliance with the License.
|
|
* You may obtain a copy of the License at
|
|
*
|
|
* http://www.apache.org/licenses/LICENSE-2.0
|
|
*
|
|
* Unless required by applicable law or agreed to in writing, software
|
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
* See the License for the specific language governing permissions and
|
|
* limitations under the License.
|
|
*/
|
|
|
|
/**
|
|
* @file
|
|
* @brief ARM specific nanokernel interface header
|
|
*
|
|
* This header contains the ARM specific nanokernel interface. It is
|
|
* included by the nanokernel interface architecture-abstraction header
|
|
* (nanokernel/cpu.h)
|
|
*/
|
|
|
|
#ifndef _ARM_ARCH__H_
|
|
#define _ARM_ARCH__H_
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
/* ARM GPRs are often designated by two different names */
|
|
#define sys_define_gpr_with_alias(name1, name2) union { uint32_t name1, name2; }
|
|
|
|
/* APIs need to support non-byte addressable architectures */
|
|
|
|
#define OCTET_TO_SIZEOFUNIT(X) (X)
|
|
#define SIZEOFUNIT_TO_OCTET(X) (X)
|
|
|
|
#ifdef CONFIG_CPU_CORTEX_M
|
|
#include <arch/arm/cortex_m/exc.h>
|
|
#include <arch/arm/cortex_m/irq.h>
|
|
#include <arch/arm/cortex_m/error.h>
|
|
#include <arch/arm/cortex_m/misc.h>
|
|
#include <arch/arm/cortex_m/scs.h>
|
|
#include <arch/arm/cortex_m/scb.h>
|
|
#include <arch/arm/cortex_m/nvic.h>
|
|
#include <arch/arm/cortex_m/memory_map.h>
|
|
#include <arch/arm/cortex_m/gdb_stub.h>
|
|
#include <arch/arm/cortex_m/asm_inline.h>
|
|
#include <arch/arm/cortex_m/addr_types.h>
|
|
#include <arch/arm/cortex_m/sys_io.h>
|
|
#include <arch/arm/cortex_m/nmi.h>
|
|
#endif
|
|
|
|
#define STACK_ALIGN 4
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
|
|
#endif /* _ARM_ARCH__H_ */
|