zephyrproject-rtos/zephyr
0
0
Fork 0
mirror of https://github.com/zephyrproject-rtos/zephyr synced 2025-08-16 01:35:59 +00:00
Code Issues Packages Projects Releases Wiki Activity
7b7c328f7a
zephyr/include/arch/riscv
History
Daniel Leung 8a79ce1428 riscv: add support for thread local storage 
Adds the necessary bits to initialize TLS in the stack
area and sets up CPU registers during context switch.

Signed-off-by: Daniel Leung <daniel.leung@intel.com>
2020-10-24 10:52:00 -07:00
..
common riscv: add support for thread local storage 2020-10-24 10:52:00 -07:00
riscv-privilege
arch.h arch: Apply dynamic IRQ API change 2020-09-02 13:48:13 +02:00
exp.h
thread.h