mirror of
https://github.com/zephyrproject-rtos/zephyr
synced 2025-08-09 12:45:23 +00:00
The nRF54 and nRF92 chips has data cache, which means the ICMsg and ICBMsg must be configured to follow required cache alignment of the shared memory. The `dcache-alignement` needs to be defined for that. Signed-off-by: Dominik Kilian <Dominik.Kilian@nordicsemi.no> |
||
---|---|---|
.. | ||
ipc_service | ||
index.rst |