mirror of
https://github.com/zephyrproject-rtos/zephyr
synced 2025-08-10 15:45:21 +00:00
f83ad78261
The SPI NOR driver requires that the size (in bits) be provided in the devicetree node. Update the binding to make the property required, and update all nodes based on the memory chip identified. Signed-off-by: Peter A. Bigot <pab@pabigot.com>
54 lines
830 B
Plaintext
54 lines
830 B
Plaintext
/* Copyright (c) 2019 BayLibre SAS */
|
|
/* SPDX-License-Identifier: Apache-2.0 */
|
|
|
|
/dts-v1/;
|
|
|
|
#include <riscv32-fe310.dtsi>
|
|
|
|
/ {
|
|
model = "SiFive HiFive 1";
|
|
compatible = "sifive,hifive1";
|
|
|
|
chosen {
|
|
zephyr,console = &uart0;
|
|
zephyr,shell-uart = &uart0;
|
|
zephyr,sram = &dtim;
|
|
zephyr,flash = &flash0;
|
|
};
|
|
};
|
|
|
|
&cpu {
|
|
riscv,isa = "rv64imac";
|
|
};
|
|
|
|
&gpio0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&uart0 {
|
|
status = "okay";
|
|
current-speed = <115200>;
|
|
clock-frequency = <16000000>;
|
|
};
|
|
|
|
&uart1 {
|
|
clock-frequency = <16000000>;
|
|
};
|
|
|
|
&spi0 {
|
|
status = "okay";
|
|
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <0x10014000 0x1000 0x20400000 0xc00000>;
|
|
flash0: flash@0 {
|
|
compatible = "issi,is25lp128", "jedec,spi-nor";
|
|
size = <134217728>;
|
|
label = "FLASH0";
|
|
jedec-id = [96 60 18];
|
|
reg = <0>;
|
|
// Dummy entry
|
|
spi-max-frequency = <0>;
|
|
};
|
|
};
|