Andy Ross a8d5437799 soc/xtensa: Misc. checkpatch fixups ... Code style fixes. Kept separate from the original changes to permit easier rebasing. Signed-off-by: Andy Ross <andrew.j.ross@intel.com>		2020-10-21 06:38:53 -04:00
..
arc
arm
common
nios2
posix	arch: posix: add missing include for cpuhalt.c	2020-10-20 08:54:59 +02:00
riscv
x86	x86: remove NULL check in arch_user_mode_enter	2020-10-20 09:37:49 -07:00
xtensa	soc/xtensa: Misc. checkpatch fixups	2020-10-21 06:38:53 -04:00
CMakeLists.txt
Kconfig	kernel: Add cache coherence management framework	2020-10-21 06:38:53 -04:00