mirror of
https://github.com/zephyrproject-rtos/zephyr
synced 2025-08-24 03:36:00 +00:00
fda01e52c2
This commit enables STM32Cube LL based driver for stm32f4 series. This generic driver provides a unified API to clock driver for all stm32 series. LL API allows driver to be lightweight and to keep genericity across stm32 family to ease further devlopment and maintenance. Change-Id: Ie31ae8f433313787f9c9eda77de41925721d54dd Signed-off-by: Erwan Gouriou <erwan.gouriou@linaro.org>
44 lines
921 B
C
44 lines
921 B
C
/*
|
|
*
|
|
* Copyright (c) 2017 Linaro Limited.
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
|
|
#include <soc.h>
|
|
#include <soc_registers.h>
|
|
#include <clock_control.h>
|
|
#include <misc/util.h>
|
|
#include <clock_control/stm32_clock_control.h>
|
|
#include "stm32_ll_clock.h"
|
|
|
|
|
|
#ifdef CONFIG_CLOCK_STM32_SYSCLK_SRC_PLL
|
|
|
|
/* Macros to fill up division factors values */
|
|
#define _pllm(v) LL_RCC_PLLM_DIV_ ## v
|
|
#define pllm(v) _pllm(v)
|
|
|
|
#define _pllr(v) LL_RCC_PLLR_DIV_ ## v
|
|
#define pllr(v) _pllr(v)
|
|
|
|
/**
|
|
* @brief fill in pll configuration structure
|
|
*/
|
|
void config_pll_init(LL_UTILS_PLLInitTypeDef *pllinit)
|
|
{
|
|
pllinit->PLLM = pllm(CONFIG_CLOCK_STM32_PLL_M_DIVISOR);
|
|
pllinit->PLLN = CONFIG_CLOCK_STM32_PLL_N_MULTIPLIER;
|
|
pllinit->PLLR = pllr(CONFIG_CLOCK_STM32_PLL_R_DIVISOR);
|
|
}
|
|
#endif /* CONFIG_CLOCK_STM32_SYSCLK_SRC_PLL */
|
|
|
|
/**
|
|
* @brief Activate default clocks
|
|
*/
|
|
void config_enable_default_clocks(void)
|
|
{
|
|
/* Nothing for now */
|
|
}
|