mirror of
https://github.com/zephyrproject-rtos/zephyr
synced 2025-09-02 06:02:46 +00:00
6cc08fc190
This section was being put in the wrong region, and was in L1-cached incoherent memory. That's wrong, as users are expected to expressly ask for "__incoherent" memory and do manual cache management if required. Default memory of all types should be uncached and coherent. Very few spots use this and cache effects tend to be ephemeral, so it was somewhat obscure. It was discovered via an SMP race when using logging very close to system start where the log thread on the second CPU will race with messages added on the first -- log messages are stored in a __noinit mem_slab. Signed-off-by: Andy Ross <andrew.j.ross@intel.com> |
||
|---|---|---|
| .. | ||
| arc | ||
| arm | ||
| nios2 | ||
| posix | ||
| riscv | ||
| sparc | ||
| x86 | ||
| xtensa | ||
| Kconfig | ||