mirror of
https://github.com/zephyrproject-rtos/zephyr
synced 2025-09-02 11:02:28 +00:00
Add support for running the JEDEC SPI NOR flash sample on the ARM Cortex-M3 DesignStart FPGA reference implementation. Special care is needed to avoid overwriting part of the FPGA configuration bitstream, which is stored in the onboard QSPI flash. Signed-off-by: Henrik Brix Andersen <henrik@brixandersen.dk> |
||
---|---|---|
.. | ||
boards | ||
src | ||
CMakeLists.txt | ||
prj.conf | ||
README.rst | ||
sample.yaml |
.. _spi-nor-sample: JEDEC SPI-NOR Sample #################### Overview ******** This sample demonstrates using the flash API on a SPI NOR serial flash memory device. While trivial it is an example of direct access and allows confirmation that the flash is working and that automatic power savings is correctly implemented. Building and Running ******************** The application will build only for a target that has a :ref:`devicetree <dt-guide>` entry with ``jedec,spi-nor`` as a compatible. .. zephyr-app-commands:: :zephyr-app: samples/drivers/spi_flash :board: nrf52840dk_nrf52840 :goals: build flash :compact: Sample Output ============= .. code-block:: console *** Booting Zephyr OS build zephyr-v2.3.0-2142-gca01d2e1d748 *** JEDEC QSPI-NOR SPI flash testing ========================== Test 1: Flash erase Flash erase succeeded! Test 2: Flash write Attempting to write 4 bytes Data read matches data written. Good!