mirror of
https://github.com/zephyrproject-rtos/zephyr
synced 2025-08-21 07:35:22 +00:00
In the ARM Cortex-M architecture implementation, the concepts of "exceptions" and "interrupts" are interchangeable; whereas, in the Cortex-A/-R architecture implementation, they are considered separate and therefore handled differently (i.e. `z_arm_exc_exit` cannot be used to exit an "interrupt"). This commit fixes all `z_arm_exc_exit` usages in the interrupt handlers to use `z_arm_int_exit`. NOTE: In terms of the ARM AArch32 Cortex-A and Cortex-R architecture implementations, the "exceptions" refer to the "Undefined Instruction (UNDEF)" and "Prefetch/Data Abort (PABT/DABT)" exceptions, while "interrupts" refer to the "Interrupt (IRQ)", "Fast Interrupt (FIQ)" and "Software Interrupt/Supervisor Call (SWI/SVC)". Signed-off-by: Stephanos Ioannidis <root@stephanos.io> |
||
---|---|---|
.. | ||
altera_avalon_timer_hal.c | ||
apic_timer.c | ||
arcv2_timer0.c | ||
arm_arch_timer.c | ||
cavs_timer.c | ||
cc13x2_cc26x2_rtc_timer.c | ||
CMakeLists.txt | ||
cortex_m_systick.c | ||
hpet.c | ||
Kconfig | ||
Kconfig.stm32_lptim | ||
legacy_api.h | ||
litex_timer.c | ||
loapic_timer.c | ||
mchp_xec_rtos_timer.c | ||
native_posix_timer.c | ||
nrf_rtc_timer.c | ||
riscv_machine_timer.c | ||
rv32m1_lptmr_timer.c | ||
sam0_rtc_timer.c | ||
stm32_lptim_timer.c | ||
sys_clock_init.c | ||
xlnx_psttc_timer_priv.h | ||
xlnx_psttc_timer.c | ||
xtensa_sys_timer.c |