mirror of
https://github.com/zephyrproject-rtos/zephyr
synced 2025-09-16 21:51:56 +00:00
20202902f2
These changes were obtained by running a script created by
Ulf Magnusson <Ulf.Magnusson@nordicsemi.no> for the following
specification:
1. Read the contents of all dts_fixup.h files in Zephyr
2. Check the left-hand side of the #define macros (i.e. the X in
#define X Y)
3. Check if that name is also the name of a Kconfig option
3.a If it is, then do nothing
3.b If it is not, then replace CONFIG_ with DT_ or add DT_ if it
has neither of these two prefixes
4. Replace the use of the changed #define in the code itself
(.c, .h, .ld)
Additionally, some tweaks had to be added to this script to catch some
of the macros used in the code in a parameterized form, e.g.:
- CONFIG_GPIO_STM32_GPIO##__SUFFIX##_BASE_ADDRESS
- CONFIG_UART_##idx##_TX_PIN
- I2C_SBCON_##_num##_BASE_ADDR
and to prevent adding DT_ prefix to the following symbols:
- FLASH_START
- FLASH_SIZE
- SRAM_START
- SRAM_SIZE
- _ROM_ADDR
- _ROM_SIZE
- _RAM_ADDR
- _RAM_SIZE
which are surprisingly also defined in some dts_fixup.h files.
Finally, some manual corrections had to be done as well:
- name##_IRQ -> DT_##name##_IRQ in uart_stm32.c
Signed-off-by: Andrzej Głąbek <andrzej.glabek@nordicsemi.no>
141 lines
3.9 KiB
C
141 lines
3.9 KiB
C
/*
|
|
* Copyright (c) 2016 Linaro Limited.
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#include <counter.h>
|
|
#include <device.h>
|
|
#include <errno.h>
|
|
#include <init.h>
|
|
#include <soc.h>
|
|
#include <clock_control/arm_clock_control.h>
|
|
|
|
#include "timer_cmsdk_apb.h"
|
|
|
|
#define TIMER_MAX_RELOAD 0xFFFFFFFF
|
|
|
|
struct counter_tmr_cmsdk_apb_cfg {
|
|
volatile struct timer_cmsdk_apb *timer;
|
|
/* Timer Clock control in Active State */
|
|
const struct arm_clock_control_t timer_cc_as;
|
|
/* Timer Clock control in Sleep State */
|
|
const struct arm_clock_control_t timer_cc_ss;
|
|
/* Timer Clock control in Deep Sleep State */
|
|
const struct arm_clock_control_t timer_cc_dss;
|
|
};
|
|
|
|
static int counter_tmr_cmsdk_apb_start(struct device *dev)
|
|
{
|
|
const struct counter_tmr_cmsdk_apb_cfg * const cfg =
|
|
dev->config->config_info;
|
|
|
|
/* Set the timer to Max reload */
|
|
cfg->timer->reload = TIMER_MAX_RELOAD;
|
|
|
|
/* Enable the timer */
|
|
cfg->timer->ctrl = TIMER_CTRL_EN;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int counter_tmr_cmsdk_apb_stop(struct device *dev)
|
|
{
|
|
const struct counter_tmr_cmsdk_apb_cfg * const cfg =
|
|
dev->config->config_info;
|
|
|
|
/* Disable the timer */
|
|
cfg->timer->ctrl = 0x0;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static u32_t counter_tmr_cmsdk_apb_read(struct device *dev)
|
|
{
|
|
const struct counter_tmr_cmsdk_apb_cfg * const cfg =
|
|
dev->config->config_info;
|
|
|
|
/* Return Counter Value */
|
|
u32_t value = 0;
|
|
|
|
value = TIMER_MAX_RELOAD - cfg->timer->value;
|
|
|
|
return value;
|
|
}
|
|
|
|
static int counter_tmr_cmsdk_apb_set_alarm(struct device *dev,
|
|
counter_callback_t callback,
|
|
u32_t count, void *user_data)
|
|
{
|
|
return -ENODEV;
|
|
}
|
|
|
|
static const struct counter_driver_api counter_tmr_cmsdk_apb_api = {
|
|
.start = counter_tmr_cmsdk_apb_start,
|
|
.stop = counter_tmr_cmsdk_apb_stop,
|
|
.read = counter_tmr_cmsdk_apb_read,
|
|
.set_alarm = counter_tmr_cmsdk_apb_set_alarm,
|
|
};
|
|
|
|
static int counter_tmr_cmsdk_apb_init(struct device *dev)
|
|
{
|
|
#ifdef CONFIG_CLOCK_CONTROL
|
|
/* Enable clock for subsystem */
|
|
struct device *clk =
|
|
device_get_binding(CONFIG_ARM_CLOCK_CONTROL_DEV_NAME);
|
|
|
|
const struct counter_tmr_cmsdk_apb_cfg * const cfg =
|
|
dev->config->config_info;
|
|
|
|
#ifdef CONFIG_SOC_SERIES_BEETLE
|
|
clock_control_on(clk, (clock_control_subsys_t *) &cfg->timer_cc_as);
|
|
clock_control_on(clk, (clock_control_subsys_t *) &cfg->timer_cc_ss);
|
|
clock_control_on(clk, (clock_control_subsys_t *) &cfg->timer_cc_dss);
|
|
#endif /* CONFIG_SOC_SERIES_BEETLE */
|
|
#else
|
|
ARG_UNUSED(dev);
|
|
#endif /* CONFIG_CLOCK_CONTROL */
|
|
|
|
return 0;
|
|
}
|
|
|
|
/* COUNTER 0 */
|
|
#ifdef CONFIG_COUNTER_TMR_CMSDK_APB_0
|
|
static const struct counter_tmr_cmsdk_apb_cfg counter_tmr_cmsdk_apb_cfg_0 = {
|
|
.timer = ((volatile struct timer_cmsdk_apb *)DT_CMSDK_APB_TIMER0),
|
|
.timer_cc_as = {.bus = CMSDK_APB, .state = SOC_ACTIVE,
|
|
.device = DT_CMSDK_APB_TIMER0,},
|
|
.timer_cc_ss = {.bus = CMSDK_APB, .state = SOC_SLEEP,
|
|
.device = DT_CMSDK_APB_TIMER0,},
|
|
.timer_cc_dss = {.bus = CMSDK_APB, .state = SOC_DEEPSLEEP,
|
|
.device = DT_CMSDK_APB_TIMER0,},
|
|
};
|
|
|
|
DEVICE_AND_API_INIT(counter_tmr_cmsdk_apb_0,
|
|
CONFIG_COUNTER_TMR_CMSDK_APB_0_DEV_NAME,
|
|
counter_tmr_cmsdk_apb_init, NULL,
|
|
&counter_tmr_cmsdk_apb_cfg_0, POST_KERNEL,
|
|
CONFIG_KERNEL_INIT_PRIORITY_DEVICE,
|
|
&counter_tmr_cmsdk_apb_api);
|
|
#endif /* CONFIG_COUNTER_TMR_CMSDK_APB_0 */
|
|
|
|
/* COUNTER 1 */
|
|
#ifdef CONFIG_COUNTER_TMR_CMSDK_APB_1
|
|
static const struct counter_tmr_cmsdk_apb_cfg counter_tmr_cmsdk_apb_cfg_1 = {
|
|
.timer = ((volatile struct timer_cmsdk_apb *)DT_CMSDK_APB_TIMER1),
|
|
.timer_cc_as = {.bus = CMSDK_APB, .state = SOC_ACTIVE,
|
|
.device = DT_CMSDK_APB_TIMER1,},
|
|
.timer_cc_ss = {.bus = CMSDK_APB, .state = SOC_SLEEP,
|
|
.device = DT_CMSDK_APB_TIMER1,},
|
|
.timer_cc_dss = {.bus = CMSDK_APB, .state = SOC_DEEPSLEEP,
|
|
.device = DT_CMSDK_APB_TIMER1,},
|
|
};
|
|
|
|
DEVICE_AND_API_INIT(counter_tmr_cmsdk_apb_1,
|
|
CONFIG_COUNTER_TMR_CMSDK_APB_1_DEV_NAME,
|
|
counter_tmr_cmsdk_apb_init, NULL,
|
|
&counter_tmr_cmsdk_apb_cfg_1, POST_KERNEL,
|
|
CONFIG_KERNEL_INIT_PRIORITY_DEVICE,
|
|
&counter_tmr_cmsdk_apb_api);
|
|
#endif /* CONFIG_COUNTER_TMR_CMSDK_APB_1 */
|