zephyrproject-rtos/zephyr
0
0
Fork 0
mirror of https://github.com/zephyrproject-rtos/zephyr synced 2025-08-23 05:56:54 +00:00
Code Issues Packages Projects Releases Wiki Activity
c31148b04c
zephyr/arch/riscv
History
Daniel Leung 8a79ce1428 riscv: add support for thread local storage 
Adds the necessary bits to initialize TLS in the stack
area and sets up CPU registers during context switch.

Signed-off-by: Daniel Leung <daniel.leung@intel.com>
2020-10-24 10:52:00 -07:00
..
core riscv: add support for thread local storage 2020-10-24 10:52:00 -07:00
include kernel: z_interrupt_stacks are now kernel stacks 2020-07-30 21:11:14 -04:00
CMakeLists.txt
Kconfig kconfig: Rename CONFIG_FLOAT to CONFIG_FPU 2020-04-27 19:03:44 +02:00