Enables the fractional-N (FRACN) setting for PLL1 in the STM32H5XX clock driver. This feature allows achieving a system clock frequency of 250 MHz from an 8 MHz `clk_hse`. Signed-off-by: Pisit Sawangvonganan <pisit@ndrsolution.com>