mirror of
https://github.com/zephyrproject-rtos/zephyr
synced 2025-08-10 08:35:47 +00:00
The CPU in Aspeed AST10x0 SOC is a ARM Cortex-M4 which doesn't internal cache memory. Aspeed implements an integrated system level cache to accelerate instruction and data memory accesses. Signed-off-by: Dylan Hung <dylan_hung@aspeedtech.com> |
||
---|---|---|
.. | ||
cache_aspeed.c | ||
CMakeLists.txt | ||
Kconfig | ||
Kconfig.aspeed |