mirror of
https://github.com/zephyrproject-rtos/zephyr
synced 2025-09-05 00:52:44 +00:00
71b4137d30
Since commit 0906a51dac, the driver
fails the test: tests/drivers/adc/adc_api. Some of the workflow
turns out to be incorrect (e.g. not doing dummy conversion after
getting out of deep power down, and not clearing interrupt status
bits). So take some time to overhaul the driver. Also rename
the driver to adc_intel_quark_se_c1000_ss because the inner
working of this driver is tied to Quark SE C1000 SoC.
Fixes: #12632
Signed-off-by: Daniel Leung <daniel.leung@intel.com>
98 lines
2.2 KiB
Plaintext
98 lines
2.2 KiB
Plaintext
# Kconfig - ADC configuration options
|
|
|
|
#
|
|
# Copyright (c) 2018-2019 Intel Corporation
|
|
#
|
|
# SPDX-License-Identifier: Apache-2.0
|
|
#
|
|
|
|
menuconfig ADC_INTEL_QUARK_SE_C1000_SS
|
|
bool "ADC Driver for Intel Quark SE C1000 Sensor Subsystem"
|
|
depends on SOC_QUARK_SE_C1000_SS
|
|
select ADC_0
|
|
help
|
|
Enable the ADC driver implementation of the Intel Quark SE C1000
|
|
Sensor Subsystem.
|
|
|
|
if ADC_INTEL_QUARK_SE_C1000_SS
|
|
|
|
config ADC_INTEL_QUARK_SE_C1000_SS_CALIBRATION
|
|
bool "Enable Calibration"
|
|
default y
|
|
help
|
|
Enables ADC to run with a calibrated output at the
|
|
expense of execution speed when exiting low power states.
|
|
If disabled, the ADC will require the application/system-integrator
|
|
to provide a calibration method.
|
|
|
|
choice
|
|
prompt "Output Mode"
|
|
default ADC_INTEL_QUARK_SE_C1000_SS_SERIAL
|
|
help
|
|
ADC output mode: parallel or serial.
|
|
|
|
config ADC_INTEL_QUARK_SE_C1000_SS_SERIAL
|
|
bool "Serial"
|
|
|
|
config ADC_INTEL_QUARK_SE_C1000_SS_PARALLEL
|
|
bool "Parallel"
|
|
|
|
endchoice
|
|
|
|
choice
|
|
prompt "Capture Mode"
|
|
default ADC_INTEL_QUARK_SE_C1000_SS_RISING_EDGE
|
|
help
|
|
ADC controller capture mode:
|
|
by rising or falling edge of adc_clk
|
|
|
|
config ADC_INTEL_QUARK_SE_C1000_SS_RISING_EDGE
|
|
bool "Rising Edge"
|
|
|
|
config ADC_INTEL_QUARK_SE_C1000_SS_FALLING_EDGE
|
|
bool "Falling Edge"
|
|
|
|
endchoice
|
|
|
|
config ADC_INTEL_QUARK_SE_C1000_SS_SERIAL_DELAY
|
|
int "Serial Delay"
|
|
default 1
|
|
help
|
|
Number of ADC clock ticks that the first bit of
|
|
the serial output is delayed after the conversion
|
|
has started.
|
|
|
|
config ADC_INTEL_QUARK_SE_C1000_SS_CLOCK_RATIO
|
|
int "Clock Ratio"
|
|
default 1024
|
|
help
|
|
ADC Clock Ratio
|
|
|
|
endif # ADC_INTEL_QUARK_SE_C1000_SS
|
|
|
|
menuconfig ADC_INTEL_QUARK_D2000
|
|
bool "ADC Driver for Intel Quark D2000"
|
|
depends on SOC_QUARK_D2000
|
|
select ADC_0
|
|
help
|
|
Enable the ADC driver implementation of the Intel Quark D2000.
|
|
|
|
if ADC_INTEL_QUARK_D2000
|
|
|
|
config ADC_INTEL_QUARK_D2000_CALIBRATION
|
|
bool "Enable Calibration"
|
|
default y
|
|
help
|
|
Enables ADC to run with a calibrated output at the
|
|
expense of execution speed when exiting low power states.
|
|
If disabled, the ADC will require the application/system-integrator
|
|
to provide a calibration method.
|
|
|
|
config ADC_INTEL_QUARK_D2000_CLOCK_RATIO
|
|
int "Clock Ratio"
|
|
default 200
|
|
help
|
|
ADC Clock Ratio
|
|
|
|
endif # ADC_INTEL_QUARK_D2000
|