mirror of
https://github.com/zephyrproject-rtos/zephyr
synced 2025-09-01 11:56:00 +00:00
d89e8e6a79
Split QMSI relevant part into its own file. Some config where using prompt, some not: normalizing it by removing the prompt keyword where relevant. Reducing the file by using if/endif when relevant. However, it still not fully clean default: cfg and default baudrate should disappear. There is no default configuration to apply as long as the controller is not configured to run from any part using spi API. Signed-off-by: Tomasz Bursztyka <tomasz.bursztyka@linux.intel.com>
69 lines
1.6 KiB
Plaintext
69 lines
1.6 KiB
Plaintext
# Kconfig.dw - DesignWare SPI driver configuration options
|
|
#
|
|
#
|
|
# Copyright (c) 2015-2016 Intel Corporation
|
|
#
|
|
# SPDX-License-Identifier: Apache-2.0
|
|
#
|
|
|
|
menuconfig SPI_DW
|
|
bool "Designware SPI controller driver"
|
|
default n
|
|
help
|
|
Enable support for Designware's SPI controllers.
|
|
|
|
if SPI_DW
|
|
|
|
config SPI_DW_ARC_AUX_REGS
|
|
bool "Registers are part of ARC auxiliary registers"
|
|
depends on SPI_DW && ARC
|
|
default y
|
|
help
|
|
SPI IP block registers are part of user extended auxiliary
|
|
registers and thus their access is different than memory
|
|
mapped registers.
|
|
|
|
choice
|
|
depends on SPI_DW
|
|
prompt "DesignWare SPI interrupt management logic"
|
|
default SPI_DW_INTERRUPT_SINGLE_LINE
|
|
|
|
config SPI_DW_INTERRUPT_SINGLE_LINE
|
|
bool "Single interrupt line for all interrupts"
|
|
help
|
|
Only one line is used to trigger interrupts: RX, TX and ERROR
|
|
interrupt go all through that line, undifferentiated.
|
|
config SPI_DW_INTERRUPT_SEPARATED_LINES
|
|
bool "One line per-interrupt type (RX, TX and ERROR)"
|
|
help
|
|
Each interrupt gets a dedicated line
|
|
endchoice
|
|
|
|
config SPI_DW_CLOCK_GATE
|
|
bool "Enable clock gating"
|
|
depends on SPI_DW && SOC_QUARK_SE_C1000
|
|
select CLOCK_CONTROL
|
|
default n
|
|
|
|
config SPI_DW_CLOCK_GATE_DRV_NAME
|
|
string
|
|
depends on SPI_DW_CLOCK_GATE
|
|
default ""
|
|
|
|
config SPI_DW_FIFO_DEPTH
|
|
int "RX and TX FIFO Depth"
|
|
help
|
|
Corresponds to the SSI_TX_FIFO_DEPTH and
|
|
SSI_RX_FIFO_DEPTH of the DesignWare Synchronous
|
|
Serial Interface. Depth ranges from 2-256.
|
|
|
|
config SPI_DW_PORT_0_CLOCK_GATE_SUBSYS
|
|
int "Clock controller's subsystem"
|
|
depends on SPI_DW_CLOCK_GATE
|
|
|
|
config SPI_DW_PORT_1_CLOCK_GATE_SUBSYS
|
|
int "Clock controller's subsystem"
|
|
depends on SPI_DW_CLOCK_GATE
|
|
|
|
endif # SPI_DW
|