mirror of
https://github.com/zephyrproject-rtos/zephyr
synced 2025-09-13 02:01:57 +00:00
f987095a51
Cleans up SoC devicetree include file locations to follow the convention of dts/<arch>/<vendor>/ Signed-off-by: Maureen Helm <maureen.helm@intel.com>
55 lines
913 B
Plaintext
55 lines
913 B
Plaintext
/* SPDX-License-Identifier: Apache-2.0 */
|
|
|
|
#include "skeleton.dtsi"
|
|
|
|
/ {
|
|
cpus {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
cpu: cpu@0 {
|
|
device_type = "cpu";
|
|
compatible = "qemu,nios2-zephyr";
|
|
reg = <0>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <1>;
|
|
};
|
|
};
|
|
|
|
flash0: flash@420000 {
|
|
compatible = "soc-nv-flash";
|
|
reg = <0x420000 0x20000>;
|
|
};
|
|
|
|
sram0: memory@400000 {
|
|
compatible = "mmio-sram";
|
|
reg = <0x400000 0x20000>;
|
|
};
|
|
|
|
soc {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "simple-bus";
|
|
interrupt-parent = <&cpu>;
|
|
ranges;
|
|
|
|
jtag_uart: uart@201000 {
|
|
compatible = "altr,jtag-uart";
|
|
reg = <0x201000 0x400>;
|
|
label = "jtag_uart0";
|
|
|
|
status = "disabled";
|
|
};
|
|
|
|
ns16550_uart: uart@440000 {
|
|
compatible = "ns16550";
|
|
reg = <0x440000 0x400>;
|
|
interrupts = <1>;
|
|
clock-frequency = <50000000>;
|
|
label = "UART_0";
|
|
|
|
status = "disabled";
|
|
};
|
|
};
|
|
};
|