zephyr/dts/arm/nxp/nxp_lpc54xxx_m0.dtsi
Kumar Gala b7312d1bbc arch: arm: lpc: Added support for Cortex-M0+ on lpc54114 soc
Add soc configuration support and dts files for nxp_lpc54xxx_m0.

Adjusted nxp_lpc54xxx soc, configuration and dts files for the
presence of slave core.

Origin: Original

Signed-off-by: Stanislav Poboril <stanislav.poboril@nxp.com>
Signed-off-by: Kumar Gala <kumar.gala@linaro.org>
2018-05-17 15:07:48 -05:00

23 lines
277 B
Plaintext

/*
* Copyright (c) 2017, NXP
*
* SPDX-License-Identifier: Apache-2.0
*/
#include <arm/armv6-m.dtsi>
#include <nxp/nxp_lpc54xxx.dtsi>
/ {
cpus {
/delete-node/ cpu@0;
cpu@1 {
compatible = "arm,cortex-m0+";
};
};
};
&nvic {
arm,num-irq-priority-bits = <2>;
};