mirror of
https://github.com/zephyrproject-rtos/zephyr
synced 2025-09-04 20:52:25 +00:00
ac74d8b652
Replace the existing Apache 2.0 boilerplate header with an SPDX tag throughout the zephyr code tree. This patch was generated via a script run over the master branch. Also updated doc/porting/application.rst that had a dependency on line numbers in a literal include. Manually updated subsys/logging/sys_log.c that had a malformed header in the original file. Also cleanup several cases that already had a SPDX tag and we either got a duplicate or missed updating. Jira: ZEP-1457 Change-Id: I6131a1d4ee0e58f5b938300c2d2fc77d2e69572c Signed-off-by: David B. Kinder <david.b.kinder@intel.com> Signed-off-by: Kumar Gala <kumar.gala@linaro.org>
64 lines
1.9 KiB
C
64 lines
1.9 KiB
C
/* pinmux_quark_mcu.h - pinmux operation for generic Quark MCU boards */
|
|
|
|
/*
|
|
* Copyright (c) 2016 Intel Corporation
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#define PINMUX_PULLUP_OFFSET 0x00
|
|
#define PINMUX_SLEW_OFFSET 0x10
|
|
#define PINMUX_INPUT_OFFSET 0x20
|
|
#define PINMUX_SELECT_OFFSET 0x30
|
|
|
|
#define PINMUX_SELECT_REGISTER(base, reg_offset) \
|
|
(base + PINMUX_SELECT_OFFSET + (reg_offset << 2))
|
|
|
|
/*
|
|
* A little decyphering of what is going on here:
|
|
*
|
|
* Each pinmux register rperesents a bank of 16 pins, 2 bits per pin for a total
|
|
* of four possible settings per pin.
|
|
*
|
|
* The first argument to the macro is name of the uint32_t's that is being used
|
|
* to contain the bit patterns for all the configuration registers. The pin
|
|
* number divided by 16 selects the correct register bank based on the pin
|
|
* number.
|
|
*
|
|
* The pin number % 16 * 2 selects the position within the register bank for the
|
|
* bits controlling the pin.
|
|
*
|
|
* All but the lower two bits of the config values are masked off to ensure
|
|
* that we don't inadvertently affect other pins in the register bank.
|
|
*/
|
|
#define PIN_CONFIG(A, _pin, _func) \
|
|
(A[((_pin) / 16)] |= ((0x3 & (_func)) << (((_pin) % 16) * 2)))
|
|
|
|
static inline int _quark_mcu_set_mux(uint32_t base, uint32_t pin, uint8_t func)
|
|
{
|
|
/*
|
|
* the registers are 32-bit wide, but each pin requires 1 bit
|
|
* to set the input enable bit.
|
|
*/
|
|
uint32_t register_offset = (pin / 32) * 4;
|
|
/*
|
|
* Now figure out what is the full address for the register
|
|
* we are looking for. Add the base register to the register_mask
|
|
*/
|
|
volatile uint32_t *mux_register = (uint32_t *)(base + register_offset);
|
|
|
|
/*
|
|
* Finally grab the pin offset within the register
|
|
*/
|
|
uint32_t pin_offset = pin % 32;
|
|
|
|
/*
|
|
* MAGIC NUMBER: 0x1 is used as the pullup is a single bit in a
|
|
* 32-bit register.
|
|
*/
|
|
(*(mux_register)) = ((*(mux_register)) & ~(0x1 << pin_offset)) |
|
|
((func & 0x01) << pin_offset);
|
|
|
|
return 0;
|
|
}
|