mirror of
https://github.com/zephyrproject-rtos/zephyr
synced 2025-09-01 16:23:34 +00:00
Currently there is no binding for RISC-V Core-Local Interruptor. This patch add a simple binding. Signed-off-by: Katsuhiro Suzuki <katsuhiro@katsuster.net> |
||
---|---|---|
.. | ||
arm,gic.yaml | ||
arm,v6m-nvic.yaml | ||
arm,v7m-nvic.yaml | ||
arm,v8m-nvic.yaml | ||
atmel,sam0-eic.yaml | ||
gaisler,irqmp.yaml | ||
intel,cavs-intc.yaml | ||
intel,ioapic.yaml | ||
interrupt-controller.yaml | ||
nuvoton,npcx-miwu-int-map.yaml | ||
nuvoton,npcx-miwu-wui-map.yaml | ||
nuvoton,npcx-miwu.yaml | ||
openisa,rv32m1-event-unit.yaml | ||
openisa,rv32m1-intmux-ch.yaml | ||
openisa,rv32m1-intmux.yaml | ||
riscv,clint0.yaml | ||
riscv,cpu-intc.yaml | ||
riscv,plic0.yaml | ||
shared-irq.yaml | ||
sifive,plic-1.0.0.yaml | ||
snps,archs-idu-intc.yaml | ||
snps,arcv2-intc.yaml | ||
snps,designware-intc.yaml | ||
swerv,pic.yaml | ||
vexriscv,intc0.yaml | ||
xtensa,intc.yaml |