mirror of
https://github.com/zephyrproject-rtos/zephyr
synced 2025-09-17 08:43:33 +00:00
ea10c98c08
Just tell the kernel that RAM starts 1MB in, period. Better simulation of a low-memory microcontroller as we're not managing a very large number of page frames we'll never use. Signed-off-by: Andrew Boie <andrew.p.boie@intel.com>
41 lines
520 B
Plaintext
41 lines
520 B
Plaintext
/*
|
|
* Copyright (c) 2019 Intel Corporation
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
/dts-v1/;
|
|
|
|
#include <mem.h>
|
|
|
|
#define DT_DRAM_SIZE DT_SIZE_K(8192)
|
|
#define DT_DRAM_BASE 0
|
|
|
|
#include <ia32.dtsi>
|
|
|
|
/ {
|
|
model = "ACRN";
|
|
compatible = "intel,ia32";
|
|
|
|
aliases {
|
|
uart-0 = &uart0;
|
|
uart-1 = &uart1;
|
|
};
|
|
|
|
chosen {
|
|
zephyr,sram = &dram0;
|
|
zephyr,console = &uart0;
|
|
zephyr,shell-uart = &uart0;
|
|
};
|
|
};
|
|
|
|
&uart0 {
|
|
status = "okay";
|
|
current-speed = <115200>;
|
|
};
|
|
|
|
&uart1 {
|
|
status = "okay";
|
|
current-speed = <115200>;
|
|
};
|