mirror of
https://github.com/zephyrproject-rtos/zephyr
synced 2025-09-06 04:51:56 +00:00
The logic of clock initialization for i2c fast mode (FM) and fast mode plus (FMP) is as follows: 1 compute how many system clock cycles for SCL to be low 2 compute how many system clock cycles for SCL to be high by subtracting the low duration computed above from the SCL period 3 verify the high duration computed in 2 is larger than a minimum The bug is that the step 3 for the FMP is compared with the minimum value for FM, and causes it to fail. The fix corrects the bug. Signed-off-by: Hu Dou <hugh.dou@gmail.com> |
||
---|---|---|
.. | ||
CMakeLists.txt | ||
i3c_ccc.c | ||
i3c_cdns.c | ||
i3c_common.c | ||
i3c_dw.c | ||
i3c_handlers.c | ||
i3c_i2c_mem_slab.c | ||
i3c_ibi_workq.c | ||
i3c_mcux.c | ||
i3c_mem_slab.c | ||
i3c_npcx.c | ||
i3c_rtio_default.c | ||
i3c_rtio.c | ||
i3c_shell.c | ||
i3c_stm32.c | ||
i3c_test.c | ||
Kconfig | ||
Kconfig.cdns | ||
Kconfig.dw | ||
Kconfig.npcx | ||
Kconfig.nxp | ||
Kconfig.stm32 | ||
Kconfig.test |