mirror of
https://github.com/zephyrproject-rtos/zephyr
synced 2025-08-08 02:45:34 +00:00
This interrupt controller is a designware IP that combines several sources of interrupt into one line that is then routed to the parent controller. This implementation supports only the regular irqs with no support for priority filtering and vectored interrupts. Firqs are also not supported. Change-Id: I8bdf6f8df4632b6d7e8a3ba9a77116771d034a48 Signed-off-by: Rajavardhan Gundi <rajavardhan.gundi@intel.com> Signed-off-by: Anas Nashif <anas.nashif@intel.com> |
||
---|---|---|
.. | ||
arcv2_irq_unit.c | ||
cavs_ictl.c | ||
cavs_ictl.h | ||
CMakeLists.txt | ||
dw_ictl.c | ||
dw_ictl.h | ||
exti_stm32.c | ||
exti_stm32.h | ||
i8259.c | ||
ioapic_intr.c | ||
ioapic_priv.h | ||
Kconfig | ||
Kconfig.multilevel | ||
Kconfig.s1000 | ||
Kconfig.shared_irq | ||
Kconfig.stm32 | ||
loapic_intr.c | ||
loapic_spurious.S | ||
mvic.c | ||
plic_fe310.c | ||
shared_irq.c | ||
system_apic.c |